

DESCRIPTION

The HYM536810A is a 8M x 36-bit Fast page mode CMOS DRAM module consisting of sixteen HY5117400A in 24/26 pin SOJ or TSOPII and eight HY514100A in 20/26 pin SOJ or TSOPII on a 72 pin glass-epoxy printed circuit board. 0.22 μ F decoupling are mounted for each DRAM. The HYM536810AM/ASLM/ATM/ASLTM are Tin-Lead plated and HYM536810AMG/ALMG/ATMG/ALTMG are Gold plated socket type Single In-line Memory Modules suitable for easy interchange and addition of 32M byte memory.

FEATURES

- Low power dissipation
Max. battery back-up 61.6mW (L-part)
Max. CMOS standby 44.0mW (L-part)
132.0mW
Max. TTL standby 264.0mW
Max. operating

Speed	Power
50	10.91W
60	7.83W
70	6.62W

- Single power supply of 5V \pm 10%
- TTL compatible inputs and outputs
- Fast access time


Speed	tRAC	tCAC	tHPC
50	50ns	15ns	35ns
60	60ns	15ns	40ns
70	70ns	20ns	45ns

- EDO mode operation
- /CAS-before-/RAS, /RAS-only, Hidden refresh, Self-refresh
- 2048 refresh cycles / 256ms (L-part)
2048 refresh cycles / 32ms

PIN CONNECTION

/RAS0-/RAS3	Row Address Strobe
/CAS0-/CAS3	Column Address Strobe
/WE	Write Enable
A0-A10	Address Input
DQ0-DQ35	Data Input/Output
PD1-PD4	Presence Detect
Vcc	Power (+ 5V)
Vss	Ground

PIN CONNECTION




PIN NAME

#	NAME	#	NAME
1	Vss	37	DQ17
2	DQ0	38	DQ35
3	DQ18	39	Vss
4	DQ1	40	/CAS0
5	DQ19	41	/CAS2
6	DQ2	42	/CAS3
7	DQ20	43	/CAS1
8	DQ3	44	/RAS0
9	DQ21	45	/RAS1
10	Vcc	46	NC
11	NC	47	/WE
12	A0	48	NC
13	A1	49	DQ9
14	A2	50	DQ27
15	A3	51	DQ10
16	A4	52	DQ28
17	A5	53	DQ11
18	A6	54	DQ29
19	A10	55	DQ12
20	DQ4	56	DQ30
21	DQ22	57	DQ13
22	DQ5	58	DQ31
23	DQ23	59	Vcc
24	DQ6	60	DQ32
25	DQ24	61	DQ14
26	DQ7	62	DQ33
27	DQ25	63	DQ15
28	A7	64	DQ34
29	NC	65	DQ16
30	Vcc	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	/RAS3	69	PD3
34	/RAS2	70	PD4
35	DQ26	71	NC
36	DQ8	72	Vss

PRESENCE DETECT PINS

PIN	-50	-60	-70
PD1	NC	NC	NC
PD2	Vss	Vss	Vss
PD3	Vss	NC	Vss
PD4	Vss	NC	NC

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 150	°C
V _{IN} , V _{OUT}	Voltage on Any Pin Relative to V _{SS}	-1.0 to 7.0	V
V _{CC}	Voltage on V _{CC} Relative to V _{SS}	-1.0 to 7.0	V
I _{OS}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	24	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to V_{SS}.

DC CHARACTERISTICS

(TA=0°C to 70°C, VCC= 5V ± 10%, VSS=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
I _{LI}	Input Leakage Current (Any Input Pin)	V _{SS} ≤ V _{IN} ≤ V _{CC} +1.0, All other her pins not under test=V _{SS}		-240	240	μA	
I _{LO}	Output Leakage Current (High impedance State)	V _{SS} ≤ V _{OUT} ≤ V _{CC} /RAS & /CAS at V _{IH}		-20	20	μA	
I _{CC1}	V _{CC} Supply Current Operating	t _{RC} =t _{RC} (min.)	50	-	1684	mA	1,2,3
			60	-	1424		
			70	-	1204		
I _{CC2}	V _{CC} Supply Current TTL Standby	/RAS & /CAS at V _{IH} , other inputs ≥ V _{SS}		-	48	mA	
I _{CC3}	V _{CC} Supply Current /RAS-only refresh	t _{RC} =t _{RC} (min.)	50	-	1684	mA	1,3
			60	-	1424		
			70	-	1204		
I _{CC4}	V _{CC} Supply Current, EDO mode	t _{HPC} = t _{HPC} (min.)	50	-	1044	mA	1,2,3
			60	-	924		
			70	-	804		
I _{CC5}	V _{CC} Supply Current CMOS Standby	/RAS & /CAS ≥ V _{CC} - 0.2V		-	24	mA	5
			L-part	-	8.0		
I _{CC6}	V _{CC} Supply Current /CAS before /RAS refresh	t _{RC} =t _{RC} (min.)	50	-	1684	mA	1,3
			60	-	1424		
			70	-	1204		
I _{CC7}	V _{CC} Supply Current, Battery Back Up (SL-part only)	t _{RC} = 125μs, /CAS = CBR cycling or 0.2V, /WE = V _{CC} - 0.2V A0 - A10 = V _{CC} - 0.2V or 0.2V DQ0-DQ35=V _{CC} -0.2V, 0.2V or open	t _{RAS} ≤ 300ns	-	7.2	mA	1,4,5
			t _{RAS} ≤ 1 μs	-	11.2		
V _{OL}	Output Low Voltage	I _{OL} = 4.2mA		-	0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -5mA		2.4	-	V	

NOTE

- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC6} and I_{CC7} depend on cycle rate.
- output loading. Specified values are obtained with the output open.
- I_{CC} is specified as average current. For I_{CC1}, I_{CC3} and I_{CC6} address can be changed maximum two times while /RAS=V_{IL}. For I_{CC4}, address can be changed maximum once while /CAS=V_{IH}.
- Only t_{RAS}(max.)=1 μs is applied to refresh of battery backup but t_{RAS}(max.)=10 μs is applied to normal functional operation.
- I_{CC5}(max.)=8.0mA and I_{CC7} are applied to SL-part only (HYM536810ALM/ALTM/ALMG/ALTMG).

AC CHARACTERISTICS

(TA=0°C to 70°C, VCC= 5V ±10%, VSS= 0V, unless otherwise noted.) NOTE : 1,2,3

#	SYMBOL	PARAMTER	HYM536810A M-Series						UNIT	NOTE
			-50		-60		-90			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
2	tRPC	/RAS to /CAS Precharge Time	5	-	5	-	5	-	ns	
3	tPC	Fast Page Mode Cycle Time	35	-	40	-	45	-	ns	
4	tRHCP	/RAS Hold Time from /CAS Precharge	30	-	35	-	40	-	ns	
5	tRAC	Access Time from /RAS	-	50	-	60	-	70	ns	5,10,11
6	tCAC	Access Time from /CAS	-	15	-	15	-	20	ns	5,10
7	tAA	Access Time from Column Address	-	25	-	30	-	35	ns	5,10,11
8	tCPA	Access Time from /CAS Precharge	-	30	-	35	-	40	ns	5
9	tCLZ	/CAS to Output Low Impedance	0	-	0	-	0	-	ns	5
10	tOFF	Output Buffer Turn-off Delay	0	10	0	13	0	15	ns	6
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	4
12	tRP	/RAS Precharge Time	30	-	40	-	50	-	ns	
13	tRAS	/RAS Pulse Width	50	10K	60	10K	70	10K	ns	
14	tRASP	/RAS Pulse Width (Fast Page Mode)	50	200K	60	200K	70	200K	ns	
15	tRSH	/RAS Hold Time	15	-	15	-	20	-	ns	
16	tCSH	/CAS Hold Time	50	-	60	-	70	-	ns	
17	tCAS	/RAS Pulse Width	15	10K	15	10K	20	10K	ns	
18	tRCD	/RAS to /CAS Delay	18	35	20	45	20	50	ns	10
19	tRAD	/RAS to Column Address Delay Time	15	25	15	30	15	35	ns	11
20	tCRP	/CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
21	tCP	/CAS Precharge Time	10	-	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold Time	8	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	15	-	15	-	15	-	ns	
26	tAR	Column Address Hold Time from /RAS	50	-	50	-	55	-	ns	
27	tRAL	Column Address to /RAS Lead Time	25	-	30	-	35	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	tRCH	Read Command Hold Time Referenced to /CAS	0	-	0	-	0	-	ns	7
30	tRRH	Read Command Hold Time Referenced to /RAS	0	-	0	-	0	-	ns	7
31	tWCH	Write Command Hold Time	10	-	15	-	15	-	ns	
32	tWCR	Write Command Hold Time from /RAS	45	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	8	-	10	-	10	-	ns	
34	tRWL	Write Command to /RAS Lead Time	15	-	15	-	20	-	ns	
35	tCWL	Write Command to /CAS Lead Time	15	-	15	-	20	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	8
37	tDH	Data-In Hold Time	15	-	10	-	10	-	ns	8
38	tDHR	Data-In Hold Time Referenced to /RAS	50	-	50	-	55	-	ns	
39	tREF	Refresh Period (2048 cycles)	-	32	-	32	-	32	ms	
		L-part	-	256	-	256	-	256	ms	12
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	9

AC CHARACTERISTICS

#	SYMBOL	PARAMTER	HYM536810A M-Series						UNIT	NOTE
			-50		-60		-70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCSR	/CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
42	tCHR	/CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
43	tOPT	/RAS Precharge Time (CBR Counter Test)	25	-	30	-	35	-	ns	
44	tWRP	/WE to /RAS Precharge Time (CBR Cycle)	10	-	10	-	10	-	ns	
45	tWRH	/WE to /RAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	

NOTE :

1. An initial pause of 200 μ s is required after power-up followed by 8 /RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 /CAS-before-/RAS initialization cycles instead of 8 /RAS-only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit test mode..
2. If /RAS=Vss during power-up, the HYM536810A could begin an active cycle. This condition results in higher power-up current than necessary demands from the power-up. It is recommended that /RAS and /CAS track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current.
3. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition time is measured between VIH and VIL and assumed to be 5ns for all inputs.
4. Refer to the HY5117400A and HY514100A data sheet for detailed information.
5. Measured at with a load equivalent to 2 TTL loads and 100pF. (VOH=2.4V, VOL=0.4V)
6. tOFF(max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. Either tRCH or tRRH must be satisfied for a read cycle.
8. These parameters are referenced to /CAS leading edge in early write cycles and to /WE leading edge in late write or read-modify-write cycles.
9. twcs is not a restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If twcs \geq twcs (min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle
10. Operation within the tRCD(max.) limit insures that tRAC(max.) can be met. tRCD(max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC.
11. Operation within the tRAD(max.) limit insures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(max.) limit, then access time is controlled by tAA.
12. tREF (max.)= 256ms is applied to L-part only (HYM536810ASLM/ASLTM/ASLMG/ASLTMG).


CAPACITANCE

(TA=25°C, Vcc= 5V \pm 10%, Vss=0V, f=1MHz, unless otherwise noted.)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A10)	-	161	pF
CIN2	Input Capacitance (/WE)	-	174	pF
CIN3	Input Capacitance (/RAS0-/RAS3)	-	46	pF
CIN4	Input Capacitance (/CAS0-/CAS3)	-	46	pF
CDQ1	Data Input/output Capacitance (DQ0-7,9,18-25,27-34)	-	29	pF
CDQ2	Data Input/output Capacitance (DQ8,17,26,35)	-	39	pF

PACKAGE DIMENSION

72pin Single In-line Memory Module (M;Tin-Lead, MG;Gold plated)
 HYM536810A/AL (SOJ Mounted)



HYM536810AT/ALT (TSOPII Mounted)



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE	PLATING
HYM536810AM	50/60/70		SIMM	Tin-Lead
HYM536810ALM	50/60/70	L-part	SIMM	Tin-Lead
HYM536810ATM	50/60/70		SIMM	Tin-Lead
HYM536810ALTM	50/60/70	L-part	SIMM	Tin-Lead
HYM536810AMG	50/60/70		SIMM	Gold
HYM536810ALMG	50/60/70	L-part	SIMM	Gold
HYM536810ATMG	50/60/70		SIMM	Gold
HYM536810ALTMG	50/60/70	L-part	SIMM	Gold